



Clock Generators for SOC Processors: Circuits and Architectures (Paperback)

By Amr Fahim

Springer-Verlag New York Inc., United States, 2010. Paperback. Condition: New. Language: English . Brand New Book ***** Print on Demand *****.This book examines the issue of design of fully integrated frequency synthesizers suitable for system-on-a-chip (SOC) processors. This book takes a more global design perspective in jointly examining the design space at the circuit level as well as at the architectural level. The coverage of the book is comprehensive and includes summary chapters on circuit theory as well as feedback control theory relevant to the operation of phase locked loops (PLLs). On the circuit level, the discussion includes low-voltage analog design in deep submicron digital CMOS processes, effects of supply noise, substrate noise, as well device noise. On the architectural level, the discussion includes PLL analysis using continuous-time as well as discrete-time models, linear and nonlinear effects of PLL performance, and detailed analysis of locking behavior. The material then develops into detailed circuit and architectural analysis of specific clock generation blocks. This includes circuits and architectures of PLLs with high power supply noise immunity and digital PLL architectures where the loop filter is digitized. Methods of generating low-spurious sampling clocks for discrete-time analog blocks are then examined. This includes...



READ ONLINE
[1002.4 KB]

Reviews

This publication is very gripping and intriguing. It is among the most awesome book we have go through. You can expect to like how the author compose this book.

-- Dr. Malika Bechtelar II

This ebook might be worthy of a read, and superior to other. It usually does not charge an excessive amount of. Once you begin to read the book, it is extremely difficult to leave it before concluding.

-- Arch Upton